Random Noise of Charge Pump - Theoretically

Status
Not open for further replies.

gviva_2k

Newbie level 1
Joined
Mar 4, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Santa Clara
Activity points
1,293
Hello All,

Does anyone know how the calculate the Random noise generated by a charge pump theoretically?

We all know that, wider the up and down pulses in the locked state of a PLL (To avoid deadzone), more the charge pump noise integrated onto the loop filter. However, how do we arrive at a theoretical expression for this noise?

To put it in other words, what is the theoretical value of noise in a charge pump that creates random jitter in a PLL, if all the other components are ideal. (Say VerilogA models)
 

Take Icp (noise) of pmos and nmos, rms them together

I*Z gives you the voltage noise. You can convert to input phase noise etc.

Better to go to designer-guides.org and read about it.
 

Hello.. Thanks for the response.. I shall also take a look at designers-guide
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…