rajmachol
Newbie
code in question :
begin
Kindly help me fix the violations
begin
if(~rd_wrb)
begin
mem_data[shift_reg[13:7]] <= {shift_reg[6:0], SDATAIN};
end
shift_reg <= {shift_reg[14:0], SDATAIN};
end
Kindly help me fix the violations