Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Questions on initializing signals in QuartusII 4.1

Status
Not open for further replies.

dairui

Newbie level 2
Newbie level 2
Joined
Dec 17, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
25
I want to use the hardware primitives or some other way in QuartusII 4.1 to initiate signals in stead of using a reset signal.How can I achieve this?
 

I think you can directly assign a state to the signal when u define it.
eg.
signal abc std_logic := '1'

I think this should work in QuartusII 4.1. Altera had implemented this in Quartus II 2.1.

Try out & let me know

OR

You can also do
abc <= '1' when abc = '0';

cheers,
Kapil
 

I'm sorry to tell u that the first solution u presented can not work because the default value of signal abc will be ignored by the compiler of QuartusII,and the actual requirements will not be met through the second solution.
In fact,I wanna initialize an array in my digital design.THe specific statements are as follows:
type configdatatype is array(0 to 31) of std_logic_vector(15 downto 0);
signal configdata:configdatatype:=(0=>x"0b0a",1=>x"0d0c",2=>x"0f0e",others=>"0000000000000000");
The default value of array configdata are mentioned above,and signal configdata will be variedaccording to the input signals' transition.How can I do to make it happen?
Tremendous thanks,
Dairui
 

Hi,
Then you can try to initialize the array on reset.

for eg. if reset is low set the locations to respective values.

--kapil
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top