Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm sorry to tell u that the first solution u presented can not work because the default value of signal abc will be ignored by the compiler of QuartusII,and the actual requirements will not be met through the second solution.
In fact,I wanna initialize an array in my digital design.THe specific statements are as follows:
type configdatatype is array(0 to 31) of std_logic_vector(15 downto 0);
signal configdata:configdatatype:=(0=>x"0b0a",1=>x"0d0c",2=>x"0f0e",others=>"0000000000000000");
The default value of array configdata are mentioned above,and signal configdata will be variedaccording to the input signals' transition.How can I do to make it happen?
Tremendous thanks,
Dairui
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.