questions about test of PLL and VCO

Status
Not open for further replies.

yankuangtu

Member level 3
Joined
Nov 1, 2003
Messages
65
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
487
1.about I/O circuit,How to choose the PAD for test?Beacause of the high speed output,do I have to choose LVDS PAD?
and is the speed of the I/O important?If i decide to design PAD myself,what should I pay special attention for?
2.about package,because of the high speed output,do I have to use flip chip package?
Could I use normal package and LVDS PADs,then construct circuit at board level to recovery the signal?
3.how will the problems above and the measurement instrument influence the measurement of the jitter of our PLLand VCO

thanks a lot
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…