Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

questions about post-simulation, continued

Status
Not open for further replies.

lhlbluesky

Banned
Advanced Member level 2
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Activity points
0
i use calibre PEX for layout post-simulation, i have some questions as follows:

1, in PEX options, there is an option 'corner extraction', what is the role of this option? if i choose this option, what is the difference between choosing it or not?

2, besides,i set the parasitic capacitor and resistor type to cap and res in analoglib (file calibre.cellmap), then, the value of parasitic capacitor and resistor of the layout remains the same in all corners (tt, ss, ff, fs, sf), but i think the parasitic capacitor and resistor will differ in different corners, am i right? if so, how to make the parasitic cap and res change with corner? if not, why? pls explain to me.

3, for my ciruit and layout, i find that, for different signal amplitude, the switch noise id different also, for ex: when signal amplitude is 1.5V, the switch noise (clock feedthrough and charge injection) is about 2mV, but when siganl amplitude increases to 2V, switch noise increases to 4mV, that is, the switch noise (signal sudden chage when switches on and off) changes with signal amplitude; besides, for different corners, the switch noise differ, too. why? has anyonr meet this problem ever before? and how to solve it, pls?

pls help me about the above questions, thanks all for reply. thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top