Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Questions about implementing PLL using pic16f72

Status
Not open for further replies.

kvrajasekar

Junior Member level 3
Junior Member level 3
Joined
Sep 18, 2008
Messages
28
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,517
Hi all,

I am interested to implement PLL using pic16f72.

1.Is it possible to implement with 16f72?

2.I want to synchronize with mains.(free run mode freq is 50 hz)I dont know where to start.my lock range is about 48hz - 52 hz. I am using 4 MHZ crystal for 16f72. Incoming mains is 50hz.

3.I read few article that says,to implement PLL in software,it require a reference clock freq and incoming freq.clock freq is divided by incoming freq to produce the output freq.it gives the up/down count value.Is it true?

4.what is mean by clock freq?is that same as the 4 Mhz crystal or different one?
for 4 Mhz my count value is 200.(4mhz/(2*t ref)).where t ref is 50 hz.

Please correct me if anything wrong?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top