Question on LVPECL Interface

Status
Not open for further replies.
S

suria3

Full Member level 5
Joined
Mar 5, 2004
Messages
300
Helped
17
Reputation
34
Reaction score
5
Trophy points
1,298
Activity points
3,028
Hi,

Do anyone can suggest me a architecture to design a LVPECL driver? Is there any standard circuit for LVPECL like we have in CML design. I know the standard for LVPECL is to have a common mode of 2.0V and the signal swing of 900mV - 1000mVpp single ended. Pls guide me on this.

Thanks,
Suria3
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…