it is often said in some books, e.g. Razavi's book, Vth increases when L increases (NMOS). But from the experiences with tsmc0.18 CMOS process, I find Vth decreases when L is increased from 0.2um to 1um. Can any one tell me why? Thanks.
ambreesh, you are right!.
analogic & flushrat, you both can refer to a book called "Operation and Modeling of the Mos Transistor
" by Yannis Tsividis for more information.