Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess you are referring to the chip select ie. the way the SPI slave device decides to connect with the master device. It could connect at the active high or at the active low of the strobe CS or SS (chip select/slave select)
I guess you are referring to the chip select ie. the way the SPI slave device decides to connect with the master device. It could connect at the active high or at the active low of the strobe CS or SS (chip select/slave select)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
