Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question about PVT simulation

Status
Not open for further replies.
H

henrywent

Member level 5
Member level 5
Joined
Dec 29, 2008
Messages
83
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
china
Activity points
1,869
As a rule, circuits in ff corner will have better performance in terms of GBW
and phase margin than ff corner; on the other hand, ss corner usually degrades
these circuits performance. could anyone give me some explanation on this,thanks
in advance!

Added after 7 minutes:

or how do process corners affect circuit performance?
 

Process corners reflect the change in doping concentration, which affect mobility of electrons, holes....

So you get different circuit results
 

    H

    henrywent

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top