Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question about hsim simulate pll

Status
Not open for further replies.

jerryhuang

Member level 1
Member level 1
Joined
Feb 3, 2005
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
357
now i use hsim to post-simulate a pll.

the problem is after the hsim dc analyse pass,

the tran analyse can olny process

2ns,then the hsim stop with the error which is "absurd time marching (Idt)"

somebody can help me what the problem is,thanks very much

i think maybe my netlist is so big that is more than 3500000 lines ,so the hsim

can not run ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top