Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question about duty cycle

Status
Not open for further replies.
D

danda821

Full Member level 2
Full Member level 2
Joined
Jun 18, 2002
Messages
139
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,083
I am design an amplifier. The last stage is differential to single-ended full swing converter. The duty cycle is not correct. Do you know what is the reason? Bandwidth limit normally is the reason. Thanks.
 

Can you please post the schematics. I can try to help u :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top