question about : conv_std_logic_vector

Status
Not open for further replies.
O

omar-malek

Member level 5
Joined
Mar 24, 2007
Messages
89
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
French
Visit site
Activity points
1,949
hi to all
is this correct to vhdl:
can any one explain me :

Data_reg = conv_std_logic_vector(13, 8)

with:

Data_reg = conv_std_logic_vector(13, 8) ;

thanks
 

neither is correct.
It should be:

Data_reg <= conv_std_logic_vector(13, 8) ;

But it's advisible to use the NUMERIC_STD package instead of the STD_LOGIC_UNSIGNED package.
Define your vectors as type unsigned ( or signed ) and use the "to_unsigned" function instead of conv_std_logic_vector.
 
conv_std_logic_vector is not a standard VHDL function. you should use to_unsigned or to_signed from numeric_std instead.

slv <= std_logic_vector( to_unsigned(10, 8) );
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
TrickyDicky,

You say:
"conv_std_logic_vector is not a standard VHDL function"
Is std_logic_vector a standart type ?
If not, is there a reason to use it besides compatibility with other designs ?
 

Refer to the std_logic_1164 package.
std_logic_vector is defined as:
TYPE std_logic_vector IS ARRAY (NATURAL RANGE <>) OF std_logic;

Is it a standard type then? I guess not because it is derived of std_logic (which is a subtype of std_ulogic), but everyone will say it is, as it is defined in std_logic_1164.
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
shaiko said:
TrickyDicky,

You say:
"conv_std_logic_vector is not a standard VHDL function"
Is std_logic_vector a standart type ?
If not, is there a reason to use it besides compatibility with other designs ?
Click to expand...
conv_std_logic_vector is defined in std_logic_arith, which we want to avoid.
std_logic_vector is defined in std_logic_1164, which we want to use.
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
shaiko said:
TrickyDicky,

You say:
"conv_std_logic_vector is not a standard VHDL function"
Is std_logic_vector a standart type ?
If not, is there a reason to use it besides compatibility with other designs ?
Click to expand...
Generally speaking, when people say something is or isn't a standard in VHDL, what they mean that it is or isn't released in the IEEE standard. std_logic_vector is part of the IEEE standard so it is considered a 'standard', whereas conv_std_logic_vector is not part of the IEEE standard so is not considered a 'standard'. As pointed out, the function 'to_unsigned' will do what 'conv_std_logic_vector' is trying to accomplish, 'to_unsigned' is part of the IEEE standard.

Kevin Jennings
 
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
so i will explain where i used this function
in my design i receive a frame folowing a standard my frame is 16 bits, so to detect this frame i use a counter this counter count the number of receive bits
and this received bit has a value like 11110000110 .
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…