Question about a counter program

Similar threads

• Counter output not synchronized to clk

  • Started by neanton28
  • Jul 21, 2024
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• A question about AD7893

  • Started by fenglei
  • Jan 13, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  The question for Verilog math question

  • Started by EDA_hg81
  • Sep 8, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] A LIN bus question, any experts out here?

  • Started by dpaul
  • Jun 22, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  [SOLVED] Writing a verilog code to generate a single pulse?

  • Started by BALU@FPGA
  • Jul 23, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design