Is gated clocks verified by DC formailty.I am using gated clock with AND gate and enable signal synchronised in the negative edge of the clock.How to verify in DC formality.Thanking you
Kumar
clock gating logic is always a good way to save power.
in formality setup, set verification_clock_gate_hold_mode any
hope it helps
vsrpkumar said:
Is gated clocks verified by DC formailty.I am using gated clock with AND gate and enable signal synchronised in the negative edge of the clock.How to verify in DC formality.Thanking you
Kumar