Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Quartus pin constrains...

Status
Not open for further replies.

davorin

Advanced Member level 3
Advanced Member level 3
Joined
Jun 7, 2003
Messages
901
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Location
Switzerland
Activity points
7,349
Is it possible in Quartus to use an include file in verilog to specify FPGA pin assignments?

Best would be to have some #ifdef surrounded them...(yeah..too much C programming ;o)

The graphical way is a pain in the back...especially when finding out the device suddenly doesn't fit anymore (o;
 

I can edit the .csf - for q3.0 or .qsf for q4.0 files by yourself to assign your pin constraints.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top