Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Quantum dot cellular automata

Status
Not open for further replies.

LUCKY_SRI

Newbie level 1
Newbie level 1
Joined
Sep 26, 2018
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
circuit.JPGoutput.JPG



The circuit is simulated in QCA Designer and the respective output was came . All the inputs are in same clock as 0 (green) and Output are in Clock 1 .

My problem is I am not getting A0 input to the a0T(test point) as output.
Because i am testing whether the A0 passing its logic or not . while checking with a0T , i understand that it is not passing . I need to know Y?

Any response please as quick
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top