Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Quality of Clock Tree Synthesys result

Status
Not open for further replies.

kadhan

Junior Member level 2
Junior Member level 2
Joined
Apr 7, 2009
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,416
Quality of CTS result

Hi all,

I want to know how we can determine the quality of CTS results from Soc Encounter's report files.
Pls help me....

Regards,
Kad.
 

Re: Quality of CTS result from Soc Encounter's report files

I don't know, what are the exact commands to use in SOC encounter per se.. but for checking the QOR of CTS you have to check the local skew, global skew,insertion delay, clock tree cell count,trace the clock tree structure for the top ins delay sinks.
 

Re: Quality of CTS result from Soc Encounter's report files

Hi .

Can uou please elaborate your answer..?

Regards,
Kad.
 

Quality of CTS result from Soc Encounter's report files.

you can check the reports generated by cts engine
check for each clock:
what is the skew for each clock: generally trigeredge skew is the considered skew for each clock.
max_delay or latency
no. of buffers inserted.
no of levels in the clock treee.
 

    kadhan

    Points: 2
    Helpful Answer Positive Rating
Hi

Thanks for your reply.

I have one more doubt....
What will determine the number of levels in a clock tree while doing CTS??


Regards,
Kad
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top