Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Q:12 bit 200ks/s sar adc problem?

Status
Not open for further replies.

josephlll

Newbie level 1
Newbie level 1
Joined
Sep 9, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
sar adc

HI ALL:
I have a sar adc 12bit 200ks/s problem
1.To get resolution of 12 bit, so the comparator of sar adc its gain need 20*log4096=72db
,and to have sample rate=200ks/s, the clock need to set 12*200ks/s=2.4Ms/s.
And there is a question, if the comparator is used opamp, is there a circuit about gain=72db
at frequency=2.4M?
2.Is it correct the Gain bandwidth product=4000*2.4M=9.6G?
3.if it can't use opamp(check the paper, there seem to be nothing in telescope folded opa topology)
,it can only use comparator latch?

thank, if it is false,please correct it
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top