08101040401
Newbie level 2
- Joined
- Jun 18, 2014
- Messages
- 2
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 14
hello, in PXI-1, it says that PXI_TRIG[0:7] shall be terminated at both ends of PXI_TRIG[0:7] on the
backplane, but in PXI-5(PXI Express Hardware Specification), it only says that PXI_TRIG[0:7] shall be
terminated at both ends of PXI_TRIG[0:7], not state on the backplane or peripheral, so when I design a
PXI Express peripheral, should I teminate the PXI_TRIG[0:7] with diode and Res, Cap？thanks.
backplane, but in PXI-5(PXI Express Hardware Specification), it only says that PXI_TRIG[0:7] shall be
terminated at both ends of PXI_TRIG[0:7], not state on the backplane or peripheral, so when I design a
PXI Express peripheral, should I teminate the PXI_TRIG[0:7] with diode and Res, Cap？thanks.