I am assuming that this is from a test paper, or some such
-
C1 couples the A.C. (sinewave?) signal generator output, V3, to the circuit and C1 blocks the d.c. voltage V1 from reaching this generator.
Bias to the 2 FETs (M1 and M2) gate connections, is supplied by battery V1 via current limiting resistor R1.
A large value R1 is used as FETs (M1 and M2) require very small currents to bias them on, and to form a high pass filter with C1.
Assuming the battery V1 has negligible resistance, then C1 and R1 make a high pass filter with 6db/octave rate, and a -3db point at about 10Hz.
The 5volt battery, V2, is the main supply for the FETs (M1 and M2) circuit.
The FETs (M1 and M2) have no feedback applied to them. This results in the FETs (M1 and M2) amplifying at their full gain and so would clip the A.C (sinewave?) on their output.
The output at resistor R2 would be a squarewave of the same frequency as the A.C signal generator V1.
C2 couples the output of the FETs (M1 and M2) circuit to load resistor R2 forming another high pass filter, while blocking any D.C component at this point.
C2 and R2 form another high pass filter with a 6db/octave rate and a -3db point at 100Hz.
C4 and R2 form a low pass filter with a -3db point at about 340kHz.
The output waveform would be a squarewave with slightly rounded rising and falling edges from 100Hz to about 300kHz, from about 338kHz and above the output would diminish at a 6db/octave rate, becoming more 'rounded' or sinewave-like as the frequency rises.
Hope that near it's very early in the morning where I am right now so please check the figures that I've done 'back of the envelope' style 8-O calculations.