Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pulse Modulation Transmitter and Receiver Questions

Status
Not open for further replies.

reyge

Member level 4
Member level 4
Joined
Jan 23, 2007
Messages
75
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,828
In the modulator side (whether PPM, PWM, PCM, or Delta Modulation) , a specific timeslot is alloted for one discrete level right? So, lets say i have 8 discrete levels and i have to represent them in bits ( so i'll need 3 bits). If i am going to transmit one discrete level, i have to send the 3 bits serially ( MSB or LSB first? ).

Now, in the demodulator / decoder side, how does one distinguish this group of 3 bits from the other 3 bits that represent another discrete level? Is there some kind of a synchronization like a clock that is transmitted together with the pulse modulated signal?

thanks. i could really use some help
 

generally a preamble signal is sent at the beginning of transmission for synchronisation... this preamble signals is a predecided signal and is known by the demodulator too... so after the preamble ends the demodulator knows it is the starting of a discrete level and then it can find each discrete level by itself since each is 3 bit long....
 

woow thanks! Can you give me an example of a preamble signal? is there a general signal for that?
 

in certain systems there would be a particular input that would never occur and that discrete level would be used as preamble....

consider 3 bit system whichs all 0 discrete level is not used for the sake of avoiding dc wander... now a stream of continuous 0's ending with a 1 can be used as a preamble.... a 1 after a stream of continuous 0's would mean that the preamble has ended for that particular system....
 

    reyge

    Points: 2
    Helpful Answer Positive Rating
oh.. so in such a system, the 3-bit would only accomodate 7 discrete levels? can you explain dc wander?

thanks.
 

ya those systems would often try to avoid the 111 discrete level also...
the all 0 and all 1 values are avoided due to dc wander...

when a continous stream of 1 or 0 occurs there is a possibility that the output can droop in value and occasionally switch to the opposite value... this drooping is mainly due to the reactive components in the circuit.... this is called dc wander....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top