marco73it
Newbie

Hello everyone,
I am making measurements for the characterization of pull-up and pull-down resistances in microcontrollers GPIO interface. I am currently working on a STM32 microcontroller, and in particular the STM32F103C8T6. A ST Microelectronics employee on the ST Microelectronics forum told me that pull-up and pull-down resistances in the STM32 microcontrollers GPIO interface are not designed by “real” resistors, but using MOSFETs with high channel resistance. Of course, he can not provide details about how the microcontroller is designed.
I want to know if anyone can provide details (or a source where I can find it) about the circuital schematic of the implementation of pull-up and pull-down resistances in microcontrollers GPIO interface.
Thanks.
Marco
I am making measurements for the characterization of pull-up and pull-down resistances in microcontrollers GPIO interface. I am currently working on a STM32 microcontroller, and in particular the STM32F103C8T6. A ST Microelectronics employee on the ST Microelectronics forum told me that pull-up and pull-down resistances in the STM32 microcontrollers GPIO interface are not designed by “real” resistors, but using MOSFETs with high channel resistance. Of course, he can not provide details about how the microcontroller is designed.
I want to know if anyone can provide details (or a source where I can find it) about the circuital schematic of the implementation of pull-up and pull-down resistances in microcontrollers GPIO interface.
Thanks.
Marco