Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pull-down resistor problem

Status
Not open for further replies.

x_zoli

Advanced Member level 4
Full Member level 1
Joined
Jul 22, 2004
Messages
105
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Location
Brasov, Romania
Activity points
787
Hi,

I have to place a pull-down resistor on an FPGA output that is HiZ or weak pull-up during start-up.
The line is quite long and I wonder if I should connect the pull-down to the driver side or to the receiver side of the signal. Any ideeas or docs on this?
 

It is preffered to place the pull down at the receiver side
 

Is there a logical explication for this or this is just a lucky tip?
 

With required pull down resistor value, could be e. g. 2.2K, position has effectively no influence on waveforms. I think, there could be more routing space at the receivers end, but you can place in the middle as well.
 

    x_zoli

    Points: 2
    Helpful Answer Positive Rating
Why have to pull down?
If the signal in the trace is static, any position would be ok.
If the sigal will toggle, and your pull down is used for matching line impedence, it usually should be placed at receiver as close as possible.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top