Proximity effect and threshold voltage

Status
Not open for further replies.

VLSI_Learner

Member level 2
Joined
Oct 26, 2012
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,594
I was reading an article regarding Layout dependent proximity effect.
In the section under "Why should I care about this effect?", I got this -

1. Proximity effects can de-rate FET current by 10% (or more), or shift
threshold by several 10’s of mV.
2. • De-rating factors can only be calculated after layout extraction,
i.e., ignored in schematic-extracted netlists.


Can you please explain both the points. I couldn't get the meaning of it.

Thank a lot in advance
 

1. Because of higher nwell doping near the nwell edges, s. the presentation I've linked to in this thread.

2. WPE is a process-conditioned effect and depends on the position of a MOSFET in relation (distance) to the well edge. Schematic symbols have no info about such position.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…