Procedure for transforming VHDL to ASIC

Status
Not open for further replies.
O

OvErFlO

Full Member level 3
Joined
Dec 7, 2001
Messages
178
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
1,342
What I need to trasform my Vhdl Digital design to a ASIC IC project ?
Anyone can say me, this procedure and what's the software that I can use ?

Thanks
 

Re: Vhdl to ASIC

You can choose from two options. 1. Convert it to EDIF (prefferably. 2.0) netlist and follow EDIF to GDSII ASIC flow. 2. Directly synthesise your VHDL RTL in any ASIC synthesi tool and follow RTL to GDSII design flow.

Synopsys tools
 

Re: Vhdl to ASIC

Can you describe me process and tools that I can use ???
What's software to convert EDIF to GDSII Asic and VHDL to GDSII? Can I use Cadence IC5033 to do this works ?


Thanks... ;-)
 

Vhdl to ASIC

VHDL (RTL) --> synopsys dc -- > VHDL, Verilog (gate level)

Gate Level --> Cadence SE / Synopsys Astro(milkyway) --> GDSII or

VHDL (RTL) --> magma --> GDSII

GDSII needs to be translated to masks then send to fundries and make chips
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…