problems in mixed signal design

Status
Not open for further replies.
A

arsenal

Full Member level 2
Joined
Oct 17, 2004
Messages
143
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,103
hi,
when i do mixed signal simulation in cadence, some problems occured.
i have compiled some digital .v files using verilog-xl 05.40.003-s, and it finished without errors.
however, when i build a block with behavioral view to be used in config and with the same verilog code, the HDL parser give some errors at such codes as "wire signed", "20'sh00004" and "always @(*)",

so can anyone tell me what to do ?
thanks
 

the result about hdl parser is for ahdl(or verilog-a).
check the open book, it give you a detail about mixed signal simulation.
 

hi sunking,
you mean candence use the verilog-a hdl parser to compile digital verilog code?
but some of my other verilog files have passed compilation and the symbols have also been generated and now it seems only some problems of syntax error.
it seems hdl parser uses another version of verilog compiler and not the same as the one i use in terminal verilog compilation.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…