aureage
Newbie level 1
- Joined
- Dec 22, 2012
- Messages
- 1
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,288
hello everyone
when i use FPGA to do verification about ASIC's gated clock, this issues (clock gating) occurred , i use synplify_perimer_dp to synthesis ,
when i set "Fix Gated Clocks" as '0' the geted cell logic was existed exactly , but when i set "Fix Gated Clocks" as '3'
my geted cell module was removed,by waring:
"Removing sequential instance X of view:X because there are no references to its outputs "
I have checked all outputs from the module ,all of them are connected correctly
somebody help me ,thans a lot ...
when i use FPGA to do verification about ASIC's gated clock, this issues (clock gating) occurred , i use synplify_perimer_dp to synthesis ,
when i set "Fix Gated Clocks" as '0' the geted cell logic was existed exactly , but when i set "Fix Gated Clocks" as '3'
my geted cell module was removed,by waring:
"Removing sequential instance X of view:X because there are no references to its outputs "
I have checked all outputs from the module ,all of them are connected correctly
somebody help me ,thans a lot ...
Last edited: