Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem with SYNOPSYS DC + `define

Status
Not open for further replies.

chaoedward

Newbie level 1
Newbie level 1
Joined
Aug 30, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
I need some help on the following problem when running SYNOPSYS Design Compiler:

This is best illustrated by the following example:

some of the parameters in a rtl file file1.v are defined in another file def2.v using "`define". eg. in def2.v there is the following line:

`define MAX_NUM_IRQ 64

and this parameter MAX_NUM_IRQ is used in file1.v

However, DC returns error message saying that MAX_NUM_IRQ is not defined in file1.v.

My question: Is there any DC command that can make MAX_NUM_IRQ known/defined in file1.v (without modifying either file1.v or def2.v)?

Helps are highly appreciated.
 

You must include the file def2.v in the first line of file file1.v

Good Luck!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top