shad.germany
Newbie level 3
Hi,
Thank you for letting me be a part of this community of altruists.
I am a newbie in VHDL and FPGA design and currently working on a project to create a support vector machine prototype.
I needed to create a ROM from an external data file for which I did below:
1. Create a function inside a package which will read the data file
2. Put the read data in a defined array
3. In the main code - With clock the data will be initiated from the array created after the address is defined
It works without any flaw while doing simulation(Modelsim). But now my goal is to synthesize the code. AFAIK, file cannot be synthesized and FPGA cannot read data from a ROM when created from an external file. Am I correct?
I am using Quartus Prime Lite Edition(Version 16.0). I cannot find megawizard to create a ROM using it. Can someone please give some lights on that?
Thank you for letting me be a part of this community of altruists.
I am a newbie in VHDL and FPGA design and currently working on a project to create a support vector machine prototype.
I needed to create a ROM from an external data file for which I did below:
1. Create a function inside a package which will read the data file
2. Put the read data in a defined array
3. In the main code - With clock the data will be initiated from the array created after the address is defined
It works without any flaw while doing simulation(Modelsim). But now my goal is to synthesize the code. AFAIK, file cannot be synthesized and FPGA cannot read data from a ROM when created from an external file. Am I correct?
I am using Quartus Prime Lite Edition(Version 16.0). I cannot find megawizard to create a ROM using it. Can someone please give some lights on that?