Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with division in Verilog

Status
Not open for further replies.

Anoz

Newbie level 4
Newbie level 4
Joined
May 6, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
howz everyone?
im working in verilog and i m having a problem in dividing two numbers.
there is a operator (/) for division in verilog but when i use it i get an error

n secondly how to right flating points in verlilog like 0.2?

can any one help me in this regard ?

thankx in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top