problem in simulation while designing a digital filter

Status
Not open for further replies.
S

shbhk1908

Newbie level 1
Joined
Sep 13, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,285
While designing a digital filter in VHDL,I am getting the error when I am simulating in Isim: # Iteration limit reached. Possible zero delay oscillation. what does this mean and how can I correct it ? Thanks.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…