Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

problem in driving AD676 - need assistance

Status
Not open for further replies.

mbkh_84

Newbie level 2
Newbie level 2
Joined
Nov 17, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
ad676 example circuit

I have a serious problem in driving ad676.
I use correct timing in sample and clk pins.
But sometimes after
sample=1;
delay_us(3);
sample=0;
while(busy==0);

while(busy==1) ///This while spend more than 16 cycles
{
clk=1;
delay_us(2);
clk=0;
delay_us(2);
}
clk=1;
delay_us(2);
clk=0;
delay_us(2);
 

problem in AD676

You didn't tell, what's exactly the problem!

But I think, you'll possibly miss the busy=0 state with your code sequence, I would do it this way:
Code:
sample=1; 
while(busy==0);
delay_us(3); 
sample=0;
 

problem in AD676

I dont know if you have worked with this ADC but , when you asset SAMPLE pin hign busy will be 0 and it never happens that when you assert SAMPLE high ,Afterward BUSY will go up,
Your while loop is a infinite loop and never exit from this loop.
Sorry not a good reply
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top