problem about PAR in spartan3

Thread starter shuchong
Start date Aug 10, 2004

Status: Not open for further replies.

Aug 10, 2004

shuchong

Newbie level 2

The error message is below:
ERRORlace:419 - The design contains 10 BRAM components that are configured as
512x36 BRAMs and 24 multiplier components. The multiplier site adjacent to
the location of a 512x36 BRAM component must remain free because of ressource
sharing. Therefore a device must have at least 34 multiplier sites for this
design to fit. The currently chosen device has only 24 multiplier sites.

SOS, How to cope with it?

Status: Not open for further replies.

Similar threads

R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
Generate random number in range using LFSR
- Started by neanton28
- Oct 27, 2024
- Replies: 40
PLD, SPLD, GAL, CPLD, FPGA Design
M
[SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL
- Started by metamisers
- Aug 2, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
A
User Testbench for Core1553BRT_APB in LiberoSoc
- Started by Altair99
- Sep 12, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

problem about PAR in spartan3

shuchong

Newbie level 2

Similar threads

Privacy & Transparency

Privacy & Transparency