Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Probelm with clock network latency

Status
Not open for further replies.
M

Mariammm

Junior Member level 1
Junior Member level 1
Joined
Mar 28, 2021
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
171
Hi,
I have a setup violation in the reg to output paths. When i tried to debug these paths, i found that clock network delay for the capture clcok is zero.
So, i think that i have a problem with the clock latency, and i am confused about how can i specify the proper clock latency, and is this in the synthesis stage or post-cts?
Can anyone help me ?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top