Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a design in vhdl that calls a module 3 times.
When I synthesize it, I get a flat netlist.
How can I tell DC to not flatten my 3 modules?
Thanks,
Tom
I don't want the cells of the blocks to be interspersed. I want to use relative placement groups in ICC to keep them in separate physical locations.
Radiation hardness issues.
Tom
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.