Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PowerPCB:Error in CAM is not same as one inVerifyDesign,why?

Status
Not open for further replies.

edaboardman

Junior Member level 3
Junior Member level 3
Joined
May 28, 2005
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,490
latium design rules exist

A PCB routing has completed 100% in Blazeroutor,
then I pour the plane of the PCB in PowerPCB's Pour manager,
In Verify Design,chech connectibity got a "NO ERROR" result,

then execute File->CAM, error occors:
Clearence checking has been done for the entire design
**NO ERRORS FOUND**

Latium design rules exist,
Run Latium design verification from Tools, Verify Design...
connectivity checking has been done
Number of errors found -- 1
because there is nor position neither other detailed information,
I had to open Verify Design, which show me following information:
connectivity error :
location:
(1031.84 1296.14 L3) subnet #1 of VCCINT
explanation:
Hatch outline(1031.84 1296.14 L3)
but I use "View Report",there is no error.

I check the position carefullly, nothing wrong. I justify the via fanouting to VCCINT,in edge of the plane, the error keep exist, but the position seems floating random.

why?

There are 2 VCCINT plane,which are connected by trace of other layer. is this the reason? I can try combine them to a plane,but how to explain this phenomenon?
 

latium design verification

when I combine the 2 plane -- redraw them in a plane, the question is solved.

who can give me a reason? Thanks!
 

hatch outline error

continue ask.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top