Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reply to thread

Message

Thank you for your feedback.

To simplify the discussion, let's temporarily ignore the bulk connection. Based on your advice, we need to determine the maximum voltage of VDDA_IN and VBAT at the gate of P2.

What would be the best approach to achieve this? Would designing a comparator be necessary?

[QUOTE="fredhdx573, post: 1790922, member: 681951"] Thank you for your feedback. To simplify the discussion, let's temporarily ignore the bulk connection. Based on your advice, we need to determine the maximum voltage of [B]VDDA_IN[/B] and [B]VBAT[/B] at the gate of [B]P2[/B]. What would be the best approach to achieve this? Would designing a comparator be necessary? [/QUOTE]

Verification

Welcome to EDAboard.com

Reply to thread

Part and Inventory Search

Connect with us

Online statistics

Forum statistics