Power Estimation or Analysis during RTL stage

Status
Not open for further replies.

preposturous

Newbie level 1
Joined
Oct 19, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I am designing a RTL design which has a small processor and simple peripheral .
I have the RTL and will be writing the assembly code for the RTL.

I wanted to do a power analysis i.e. estimate the power consumption of the RTL at the architecture stage itself .

Can somebody provide me an idea about how the power estimation is done industry-wide while designing products ?
 


There are several EDA tools which can analyze the power at RTL stage.
For example, PowerArtist developed by Apache.
But I don't know whether it's effective or reliable.
 

You must do a synthesis to be able to have an accurate estimate.
This URL may help you:
**broken link removed**
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…