Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

power consumption in CMOS

Status
Not open for further replies.

aravind

Advanced Member level 1
Advanced Member level 1
Joined
Jun 29, 2004
Messages
482
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
Hi friends
when do 10k gates design how much power consumption by CMOS gate with any switch power calculation
how do we find static/internal power calculation?
thanks

Added after 23 minutes:

Assuming my CMOS cells are 1.1v and frequency is 500MHz and cell count is 10k.
 

by using formula P=CV*V*F and standard's capacitance

information, you can estimate power consumption.

best regards



aravind said:
Hi friends
when do 10k gates design how much power consumption by CMOS gate with any switch power calculation
how do we find static/internal power calculation?
thanks

Added after 23 minutes:

Assuming my CMOS cells are 1.1v and frequency is 500MHz and cell count is 10k.
 

power compiler can tell you the switch power, internal power(short circuit power), both of which are dynamic power. And static power(leakage power) can be caculated too in power compiler.
 

i can see in same results in RTL COMPILER ALSO.
i wanna know how to find out mathatically with cells 1.1v and with gate count information?
let me know
thanks all replyers
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top