Power consumption differences between simulation and measurement result

Status
Not open for further replies.
H

hyleeinhit

Member level 3
Joined
Aug 11, 2008
Messages
58
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
U.S.
Visit site
Activity points
1,697
Hello,

Any one know about power consumption differences between simulation and measurement about analog/digital/mixed-signal integrated circuits?

Using cadence spectre, I　believe that simulation result is the most close to measurement result for low frequency analog circuit, compared to digital/mixed-signal circuits. Am I right?
 

That all depends on the model fidelity, and the completeness
of your expression of layout parasitics and such. There is a
good chance that models fail to accurately model leakage
(especially if you are expecting digital "corner" models to do
an analog job).

And your real part on a real eval board or test jig, is subject
to externalities you may or may not have put into your
simulation testbench, or simply estimated before building the
hardware.

Until you get real and take at least one pass around the
fidelity-closure loop, predictions and assertions are futile.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…