[SOLVED] post Synthesis simulation problems

Thread starter Tychus
Start date May 23, 2016

Status: Not open for further replies.

May 25, 2016

ThisIsNotSam

Advanced Member level 5

Tychus said:
ads-ee suggestion fixed the issue. I'm not just clicking buttons this is not what i do for a living nor what i want to do this was dumped on me with a set of instructions that serve nothing the whole problem is the red line i do not know what it is or why it is there that is why I'm asking you guys. for cadence being the company not the compiler i know cadence is a company but that's what everybody calls the thing, in fact in the instructions it says "use cadence ... ". please try not to be arrogant and condescending if you want to help do it nicely or don't.

The thread is marked solved

you are literally clicking buttons.

Status: Not open for further replies.

Similar threads

Cadence Genus synthesis tool
- Started by stranger_sea
- Aug 18, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
Does Tarmac use on the Post-Simulation?
- Started by coshy
- Oct 15, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
K
VCS Mixed Simulation VCS VHDL Verilog Mixed language simulation with UVM
- Started by Kashif Minhas
- Oct 8, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
E
Synchronizer Standard Cell Synthesis
- Started by EmrysOling
- Aug 22, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
J
Automatically Exporting I-V Simulation Data to .txt File in ADS
- Started by Juancas
- Aug 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)

[SOLVED] post Synthesis simulation problems

ThisIsNotSam

Advanced Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency