POLL: Which HVL will win the race ?

[tahiti]

Please state and describe your opinion...

tahiti

 

[tahiti]

bah... only 4 votes

and verification is supposed to be 70% (or even more to some studies) of design effort of modern SoC systems...

well, it seems that we don't have many verification people around yet...

tahiti

 

[tlihu]

I only heard of Verilog/VHDL.

 

[eda_wiz]

hi,
I am sorry. But I dont know what is an HVL . can Anyone please tellme that

tnx

 

[kinysh]

well, seems most of us still use verilog/vhdl to do the verification.

acutally I think the verification is limitted to the cpu speed.
so we can not verify all the corner case on verification because of speed.

to cover all the corner case, random test is really need, and long time running is also important.

so instead, I prefer to use fpga to verify the whole design for full coverage. the speed is 100:1.

bests
kinysh

 

[kinysh]

ha, seems I am the first one post some opinion.
cheer!!1 :wink: :wink: :wink:

 

[joe2moon]

HVL

Just like HDL stands for "Hardware Description Language", such as
Verilog and VHDL.

HVL is the abbreviation of "Hardware Verification Language", such as
OpenVera and SystemVerilog.

Maybe take a look at the following link: (0rg -> org)
h**p://www.hdlcon.0rg/index.html