PMOS gate higher than substrate

Status
Not open for further replies.
S

seamoss

Junior Member level 3
Joined
Jun 14, 2012
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,453
I am seeing an condition in my simulation where the PMOS gate is higher than n-well. Can this cause a potential problem ? S/D are however lower than n-well.
 

Should be ok, as long as the max. permitted G-B, G-S & G-D voltages aren't exceeded.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…