Plz help me to simulate CMOS Source-degeneration Gm-cell with NIC circuit in Virtuos

Status
Not open for further replies.

babu1sharath

Newbie level 1
Joined
Feb 1, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bangalore
Visit site
Activity points
7
This Source degeneration Gm-cell with negative-impedance-compensation(NIC) technique is used to
design loop-filter for 2nd order Sigma Delta ADC. I dont know what are the parameters/specifications needed for the design of the ADC. Also i need input parameter values like Vsin, Vref, Vss for this Source-degeneration Gm-cell. I am using Cadence 180nm. So Any one having idea plz help(i uploaded both circuit and cadence cell view)
 

Attachments

  • sdd.jpg
    99.8 KB · Views: 115
  • ss.jpg
    43.6 KB · Views: 106

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…