Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLX Interfacing with Processor

Status
Not open for further replies.
V

Viswanath manthena

Newbie level 2
Newbie level 2
Joined
Nov 4, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
I am designing a Multi Protocol PCI Add-on card consisting of MIL-1553, Arinc, Gigabit Ethernet and Rs-422, i want to use PLX-9054 in Direct Slave C-Mode to interface the Local Bus with PCI As i am new to PCI Devolepment i searched the web and found that CPLD/ FPGA is used to generate the control signal required by PLX, i want to use processor instead of FPGA, now my question is can i use Texas Instuments SITARA(Part No: AM4376XX ) to generate the control signal required by PLX, Can i use PLX-9054 in Direct Slave C-Mode to interface the Local Bus with PCI when interfaced with Processor, Can you provide me details regarding the logic implemented in FPGA
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top