Pls help me to do vhdl/verilog coding for given circuit diagram in attached file

Status
Not open for further replies.

soniyad

Newbie level 1
Joined
Apr 26, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,285
Pls help to do vhdl/verilog coding for given circuit diagram in attached file:?:


the circuit diagram is attached in the file

i have to submit it within 2 days


pls
 

Attachments

  • Scan.jpg
    656 KB · Views: 98

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…