Can anybody tell me the procedure to simulate the phase noise of PLL using Cadence Virtuoso tool ? I want to obtain the SSB power spectral density plot for each and every PLL Block and observe the sideband noise power in terms of decibels below carrier (dBc/Hz).