Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL Phase Noise Analysis using Cadence Virtuso

Status
Not open for further replies.

Himali

Newbie level 3
Newbie level 3
Joined
Jan 16, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,299
Hi,

Can anybody tell me the procedure to simulate the phase noise of PLL using Cadence Virtuoso tool ? I want to obtain the SSB power spectral density plot for each and every PLL Block and observe the sideband noise power in terms of decibels below carrier (dBc/Hz).

Thanks in advance,
Himali.
 

Hi Himali,
Go through an attachment to do Phase Noise Simulation of VCO and PLL.
I believe you need Spectre RF to do PSS Noise Simulation .

also, you can go through help manual of cadence.
 
  • Like
Reactions: amit678

    Himali

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating

    amit678

    Points: 2
    Helpful Answer Positive Rating
Hi girih,

Thanks for the help. The material provided is really good to understand the steps :)

Himali.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top