PLL not getting locked

Status
Not open for further replies.
S

senmerida

Junior Member level 3
Joined
Oct 15, 2011
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Visit site
Activity points
1,438
Hi,
I've designed a PLL and simulated it using Cadence Virtuoso ADL. Output of the VCO is directly given as a feedback to the reference clock pulse port of the PFD. After some time, the waves ClK1 and VCut is getting locked. But it is getting off the lock after a while. How can I lock it? Requesting help.

Thanks.
 

Attachments

  • 3.Loop_out2.png
    133.3 KB · Views: 108

How can i correct the loop compensation? Do i need to add another circuit or is it to do with the design?
 

Since few of us are clairvoyant, I don't see how can that question can be readily answered when you haven't posted the circuit design...
 

Hi senmerida
From my experience you should check charge pump circuit to see mismatch of up and down current. I have same problem
before. Loop filter component you can calculate easy from formular in any text book
 
Specs:
Input clk freequency 1GHz (period- 1ns)
VCO Output: 1GHz
Loop BW = 1/10 th of Input frequency = 100MHz
phase margin = 52.36

PFD : Using TSPC
w=2um, L= 180nm

Chargepump: Single ended
Current = 530uA

Loop filter : 1st order
C1 = 1.72pF
C2 = 12.811pF
R1 =10.66 KOhms

VCO Design : 5 stage current starved architecture

wp = wn = 15um (for current starved MOS)
wp = wn = 2um (for inverter stages)
L = 360nm

 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…